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Abstract
This document focuses the projects developed during two independent internships, which
were carried out at Inficon AG and PT Inovação & Sistemas. Since the research areas
of both internships are unrelated, individual abstracts are presented.
Inficon AG
The introduction of new products in the market demanded for a tool that could be used
both for testing and marketing demonstrations This project outlines the design and
development of a graphical user interface to retrieve and process data from standard
vacuum gauges, using both the RS232 and the EtherCAT communication protocols, and
from the new fast gauge just using the EtherCAT protocol. The GUI is written in a
graphical programming language and runs in LabVIEW.
Particular attention is paid to the real-time accuracy, specially of the data provenient
from the new gauges, due to their very fast sampling rate. The implementation of com-
munication with the EtherCAT supporting gauges is also object of great focus.
Additionally, the precision of the capacitance diaphragm gauges manufactured by Infi-
con is compromised by zero drift. Several researches were previously performed in order
to understand the drift, model and eliminate it. However none of them presented a con-
clusive and reliable solution. This study extends these researches focusing on long-term
zero drift compensation using Kalman filters, as they proved to be very efficient for a
wide range of applications.
iii
PT Inovação & Sistemas
The exponential growth of Internet users and introduction of multimedia services, which
demand high throughputs, is challenging the current IP routers. The bottleneck is the
lookup technique used to obtain the longest prefix match. There are several hardware-
based solutions, which can be classified into three categories: trees, tries and hashing.
The present project approaches IP lookup problem and provides an hybrid architecture,
which conjoins exact matching with an uni-bit trie. Such solution aimed a throughput
of 10 Gbps and seamlessly implementation in a FPGA. The system was tested under
simulated and real time environments, and for the worst case scenario a lookup rate of
14.8 million pps was measured.
iv
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The present document describes the projects developed during two curricular intern-
ships, which were carried out at Inficon AG and PT Inovação & SIstemas. The research
fields of both internships were unrelated, therefore they will be presented independently.
Inficon AG is a multinational company which provides instruments for analysis, mea-
surement and control in industrial vacuum processes. The internship was incorporated
into the IAESTE programme, under the orientation of Dr. Martin Wüest, and enrolled
between 29 July 2013 and 20 December 2013. The original main task was the study
and development of an online drift compensation system for capacitive pressure sensors.
However, it became a complementary project with low priority, as the introduction of
two new products in the market, the EtherCAT interface in several pressure sensors
and the high speed capacitor pressure sensor, demanded the development of a tool that
could be used by the research team for testing and by the sales team for marketing
demonstrations. Since a non-disclosure agreement was not signed all the developed code
is presented in the annexes.
PT Inovação & Sistemas is a telecommunications company focused on the development
of networking systems. The internship was enrolled between 3 February 2014 and 2 Au-
gust 2014, under the orientation of João Puga Faria and supervision of Joaquim Serra.
The project was incorporated into the microelectronics group and comprised the de-
velopment of an FPGA-based IP router. This document only provides an architecture
overview and the obtained results, since a non-disclosure agreement was signed and sen-
sitive information can not be shared.
Document Organization
This document is dived into two distinct parts: part I presents all the work developed
during the intersnhip at Inficon AG; and part II describes the project developed at PT In-
1
ovação & Sistemas. The several chapters which compose both parts are described below:
• Part I is composed by five chapters. The first four chapters describe the main
project developed, the graphic tool for testing the new products, while the last
chapter is dedicated to the drift compensation study.
– Chapter 1 - Introduction - This chapter describes the functional and non-
functional requirements of the tool.
– Chapter 2 - Fundamental Concepts - In this chapter the EtherCAT proto-
col is the subject of study, since it is fundamental for a proper understanding
of the developed work.
– Chapter 3 - Methodology - This chapter describes the target measurement
system and all the developed code algorithms.
– Chapter 4 - Conclusions - In this chapter the conclusions obtained from this
project are presented.
– Chapter 5 - Zero Drift Compensation - This chapter is dedicated to the
drift compensation project. It comprises all the fundamental concepts needed
to properly understand the developed work; the implementation methodology;
analysis of the results; and the obtained conclusions.
– Annexes A and B, presented in part III, comprise all the developed code.
• Part II is organized as follows:
– Chapter 1 - Introduction - This chapter describes the main goals of the
project and presents the activity schedule.
– Chapter 2 - Fundamental Concepts - In this chapter are explained some of
the concepts that are fundamental for a proper understanding of the developed
work. The three main subjects are Ethernet, IPv4 and lookup techniques.
– Chapter 3 - Methodology and Results - This chapter describes the lookup
algorithm implemented. The test used to validate the developed hardware is
also explained.
– Chapter 4 - Conclusions - In this chapter the conclusions obtained from this
project are presented.
– Annex C, presented in part III, comprises a short overview about FPGAs,
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I.1. Introduction
Nowadays the RS232 is the main communication protocol used by vacuum gauges. How-
ever, it presents several issues, the most relevant ones being the high power consumption
resultant of the large voltage swings; the limitations imposed on the noise immunity and
transmission distance by the common signal; and the low speed. To overcome these
limitations the new vacuum gauges are equipped with EtherCAT interface, an Ethernet
based industrial network protocol. This one is characterized by very high speed (100
Mbps); low jitters and latency, being capable of handling real-time applications; flexi-
ble topology; and high cost-effectiveness. Another major advantage of EtherCAT is the
object dictionary structure, as it allows to easily read/write several gauge parameters.
All the objects in the dictionary can be written/read with SDO (Service Data Objects)
services (i.e. CANopen asynchronous mailbox communications) and many of them can
be mapped in PDOs (Process Data Object) for a fastest cyclic communication. Both
PDOs and SDOs are accessed via index and sub-index.
To increase the real-time precision of the pressure measurements, a new vacuum gauge
was developed, which samples new data in periods of 700 microseconds (1.428kHz), be-
ing 43 times faster than standard 30 milliseconds gauges.
The main objective of this project is to develop a graphical user interface based on the
one from the X-Chip Monitor project [15], that would allow to retrieve and process data
provenient from standard vacuum gages, using both the RS232 and the EtherCAT com-
munication protocols, and from the new fast gauge just using the EtherCAT protocol.
With this tool It’s intended to verify both the increased precision of the new fast gauge




In order to optimize the development process of the proposed software, an analysis of
the requirements in terms of its functionality and priority (high, medium and low) was
performed. The functional requirements and respective priorities are shown in table
I.1.1, while table I.1.2 presents the non-functional requirements.
Table I.1.1.: Functional requirements and respective priorities




EtherCAT is nowadays one of the most popular solutions for real-time control applica-
tions, because of its high speed communications (100 Mbps) and very low jitters. The
Ethernet for Control Automation Technology (EtherCAT) is an open standard devel-
oped by the EtherCAT Technology Group and its specification has been integrated into
the international fieldbus standards IEC 61158[IE158] and IEC 61784 [IE784] [1].
I.2.1.1. Physical layer
EtherCAT supports two different types of physical layers, namely Ethernet and EBUS.
The first is used for the connection between the master and the slave network segment,
according to IEEE 802.3, whilst the EBUS is used as a backplane bus [1].
The EBUS physical layer was designed to reduce pass-through delays inside the nodes,
therefore encapsulates the Ethernet frames between start-of-frame (SOF) and end-of-
frame (EOF) identifiers and transmits them using Low Voltage Differential Signaling
(LVDS), according to ANSI/TIA/EIA-644 standard.
An EtherCAT network may have up to 216 addressable devices per segment and size
practically unlimited. However the maximum distance between any two adjacent nodes
(i.e., the cable length) is 10m for EBUS and 100m for Ethernet connections, which can
be extended to 2km with optic fiber cables [1][4].
Applying appropriate topology can significantly affect the improvement of overall sys-
tem performance, since it has significant influence on cabling efforts, diagnostic features,
redundancy options, and hot-plug-and-play features. One of the main features of Ether-
CAT is the flexibility regarding to the topology implemented: line, star, tree and ring [5].
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• Line Topology: one of the most commonly used topologies due to reduction of
cabling efforts which results in significant cost savings, efficient diagnosis and easy
maintenance. However it has a lack of redundancy options, which means, in case
there is a failure due to incorrect cable or node operation, the communication be-
tween the master and all slaves located after the point of failure will be lost. In
networks with this topology the slaves are connected in line, having the respective
2 ports connected in a “daisy chain”. Each slave receives and processes the frame
sent by the master, which is forwarded back to the master’s direction by the last
slave in the line [5].
• Star Topology: the main advantage of this topology is the redundancy, because any
single link or node failure will not affect the function of the remaining network.
However is not efficient, pass-through delays and costs are higher since introduces
excessive cable installations and infrastructure components.
• Tree Topology: Along with the line topology, is one of the most commonly used
topologies. It has a very high efficiency and short communication cycle times.
Networks with this topology can be divided in several hierarchy levels connected
by slaves which have more than two ports.
I.2.1.2. Protocol
EtherCAT protocol is based on the summation frame principle in which data of all
network devices is carried together in one or more Ethernet frames [5][6]. Therefore,
the amount of control information added by the communication protocol becomes small
when compared to the size of the process data, and maximization of the Ethernet’s
bandwidth utilization is achieved.
Despite the network topology, the medium access mechanism (MAC) is based on a
physical ring topology: every frame transmitted by the master passes through all slaves
and returns back to the master due to a loopback function performed by the last slave
(forwarding path), being both communication directions operated independently. Fig-
ure I.2.1 illustrates this medium access mechanism. To enhance the network perfor-
mance the Ethernet frame is processed on the fly: the EtherCAT Slave Controller (ESC)
8
Chapter I.2 Fundamental Concepts
reads/writes the data addressed to it while the frame is forwarded to the next device,
delaying the transmission only by a few nanoseconds [4][5][6]. The frames sent over
the network are standard Ethernet frames, whose data field encapsulates the EtherCAT
frame. Thus, from the master’s point of view, the set of all slaves can be seen as a single
Ethernet device, which receives and sends standard Ethernet frames with the EtherType
field set to 0x88A4 to distinguish it from other Ethernet frames [1][3].
Figure I.2.1.: EtherCAT medium access mechanism [6]
The EtherCAT frame contains a 2 byte header and one or more datagrams, which are
packed together without gaps and take additional 10 bytes for header and 2 bytes for
working counter. If the EtherCAT frame has only one datagram its data payload size
may have a maximum of 1486 bytes [1][6]. Depending on the application the EtherCAT
frames can be transported either directly in the data area of the Ethernet frame or
within the data section of a UDP datagram carried via IP. This first variant is optimized
for short cyclic process data, being the UDP/IP protocol stack eliminated. The second
variant has a larger overhead being used by less time-critical applications [1][2][3]. The
two EtherCAT frame structures are represented in figure I.2.2.
Figure I.2.2.: EtherCAT frames [2]
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Using the frame structures described above, several EtherCAT devices can be separately
addressed via a single Ethernet frame. However, it only ensures significant improve-
ment of the system bandwidth, if there is no small-size input terminals. For example,
with 2 bit input devices that map precisely 2 bit of user data, the overhead of a sin-
gle EtherCAT command might be excessive [1]. The Fieldbus Memory Management
(FMMU) diminishes this problem by supporting bit-wise mapping, therefore, the bits
of any input terminal may be inserted individually anywhere within a logical address
space [1], as seen in figure I.2.3. When a slave device receives an EtherCAT datagram,
it checks if exists a match between its own FMMU and the logical address contained
in the datagram header. For each FMMU entity, the following items are configured: a
logical, bit-oriented start address, a physical memory start address, a length, and a type
that specifies the direction of the mapping (input or output) [1]. The master device is
responsible for this configuration, which is performed during the data-link start-up phase.
Figure I.2.3.: EtherCAT logical addressing [2]
I.2.1.3. Distributed clock
The Distributed Clock (DC) was designed to support clock synchronization between
EtherCAT slaves, with very high precision (simultaneousness < 1μs), even in large-sized
plants. In this mechanism the master assigns the DC-enabled slave closest to him as the
reference clock, which all other slaves will follow [3][8].
The role of the master device is to compensate misalignments between the reference
clock and the clocks of the other slaves. The two types of misalignments which affect
10
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the DC system are time offset and local source drift. The time offset results from the
fact that the slaves are switched on at different times. In its turn, the local source drifts
results from the presence of small differences in the slave oscillator speeds. To diminish
this time differences the Distributed Clock mechanism implements a static compensa-
tion algorithm. Thanks to this mechanism very-low jitters are achieved for sampling and
actuation, which ensures high precision and makes EtherCAT particularly appealing to
real-time applications [8].
I.2.1.4. Master Implementation
The EtherCAT master processes data via dedicated software and standard hardware
(e.g. PC), provided it has an Ethernet port. Currently there is available a wide variety
of software to implement EtherCAT master for various real-time operating systems and
CPUs. One of the most commonly used is TwinCAT from Bechkoff, a member of Ether-
CAT Technology Group.
EtherCAT master operates the network using a cyclic process data structure and boot-up
commands for each slave device. Usually, these commands are exported to an Ether-
CAT Network Information (ENI) file through an EtherCAT configuration tool, which
uses the EtherCAT Slave Information (ESI) files from the connected devices [3]. Figure
I.2.4. presents a common EtherCAT master architecture.
Figure I.2.4.: EtherCAT master architecture [3]
11
Chapter I.2 Fundamental Concepts
I.2.1.5. Slave Implementation
The EtherCAT slave has three main components [10] which are represented in figure
I.2.5 and explained below.
Figure I.2.5.: EtherCAT slave arcitecture[3]
• Physical Layer : network interface, which connects the EtherCAT slave to other
slaves and the master. The physical layer is based on the standards defined by
Ethernet (IEEE 802.3) or EBUS, accordind to the physical layer chosen to imple-
ment the network [9][10].
• Data Link Layer : EtherCAT Slave Controller (ESC) and EEPROM. The Ether-
CAT Slave Controllers (ESC) are the responsible for the on the fly process of the
EtherCAT frames and for the data exchange between the master and host ap-
plication. The hardware configuration is stored in the EEPROM, also called as
Slave Information Interface (SII), which contains information about the basic de-
vice features, so the master can read this at the boot-up and operate the device.
The memory can be written by the configuration tool (via EtherCAT) based on
the EtherCAT Slave Information (ESI) file, which has XML format. This slave
component can be accessed only by the ESC [3][10].
• Application Layer : Host controller, responsible for the EtherCAT State Machine
(ESM) and for processing the data transmitted/received.
12
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I.3.1. Target measurement system
The graphic interface was developed to acquire the data from a specific measurement
system. It is constituted by three different vacuum gauges that, in parallel, measure
the pressure inside a vacuum pump, which may be increased or decreased by the user
through a gas ballast valve, as shown in figure I.3.1.
Figure I.3.1.: Block diagram of the measurement system
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One of the gauges communicates using the RS232 protocol, while the other two use the
EtherCAT protocol. For the first case the computer is the master of the communication
and is connected directly to the gauge using a COM port. In the second case the com-
puter is also the master of the communication, however, it uses a 1 Gigabit Ethernet
Lan ExpressCard as interface, since the Ethernet port is already used to connect to the
Inficon’s network. The ports of the gauges and the adaptor are connected in a “daisy
chain”, forming a small network with linear topology.
Due to the different sample rates of the two EtherCAT supporting gauges, a virtual PLC
is also executed on the computer. It records the gauges data acting as an interface with
the LabVIEW program, in order to guarantee synchronization and real-time accuracy.
The EtherCAT virtual PLC (Programmable logic controller) and master are both config-
ured with a real-time clock of 333 microseconds (3,003 kHz), ensuring that the Nyquist
theorem is respected as the fastest gauge samples new data every 700 microseconds (1,428
kHz). These virtual devices are implemented by the TwinCAT (version 2.11.2220) tools,
PLC Control and System Manager. TwinCAT stands for Windows Control and Au-
tomation Technology and is a dedicated software from Beckhoff that turns computers
with Windows NT/2000/XP/Vista/7/8 operating system into real-time controllers.
I.3.2. LabVIEW and TwinCAT data path implementation
In order for process variables of the EtherCAT supporting gauges to be interpreted on
the program created with LabVIEW a data path must be established between this one
and the TwinCAT. The data exchange between these software programs is implemented
by ADS (Automation Device Specification) interface.
The TwinCAT system architecture allows individual modules of the software (e.g. Twin-
CAT PLC) to be treated as independent devices, and classified as “servers” or “clients”
depending if they are acting like a hardware device or requiring the services from the
“server”. The ADS interface lies on the exchange of messages between these objects by
the "message router" over TCP/IP connections [11].
In the case of this project the TwinCAT is the server and LabVIEW could be classified
as a client, which can implement directly the ADS communication by executing ADS-
OCX methods, events and properties through Active X control elements. However, in
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order to simplify the graphical programming, a dynamic-link library was developed, the
EcatLavViewCom, that is invoked by the LabVIEW program and implements all the
functions which require ADS interface, thus taking the client role. In turn, the ADS
client methods are provided to the DLL by TcAdsDll from Beckhoff. In figure I.3.2,
the scheme of the data path between LabVIEW and TwinCAT is shown.
Figure I.3.2.: Data path between LabVIEW and TwinCAT
I.3.3. Implementation
Considering the target measurement system and the data path between the graphic in-
terface and the TwinCAT software, a set of three programs were developed: the PLC,
the dynamic-link library and the LabVIEW client. They run in parallel as independent
systems, although the communications between them are established hierarchically: the
LabVIEW program is the master, which performs the data requests, the PLC is the
slave, which receives the data from the measurement system and forwards it to the
master, and the DLL is the interface between both. Throughout this chapter the pro-
cesses implemented by these programs are described and the respective flowcharts are
presented.
I.3.3.1. PLC programing
The PLC’s course of action is presented in figure I.3.3 and explained below.
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Figure I.3.3.: Flowchart of the PLC program
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The PLC gets the measured pressure and three different information about its value:
validity, overrange and underrange exceedance, from the two gauges. However, it has no
outputs as the ADS interface allows the server variables to be read/written directly by
the client. The PLC interfaces are shown in table I.3.1.
Table I.3.1.: Description of the PLC inputs/outputs
To ensure the synchronization of the data, safeguarding the real-time accuracy, the PLC
applies a timestamp on every sampled data. The timestamp is a T_FILETIME struc-
ture, a 64-bit value representing the number of 100 nanosecond intervals since 01/01/1601
00:00:00.00 (UTC). The Beckhoff TwinCAT has five different time sources. To perform
the time stamping we use the TwinCAT/TC, a continuous TwinCAT clock initialized
by Windows [12].
To avoid the loss of data due to the slow communication speed of the ADS interface
(each polling function requires a 1-2 ms of protocol time [13]) the sampled data is saved
in arrays of 10000 elements, which are read by the LabVIEW program every 220 mil-
liseconds. These arrays behave as FIFOs and the access to them is controlled by an
auxiliary binary array, with same length, and two distinct pointers. The elements of
this auxiliary array are set to TRUE or FALSE depending if the FIFO element with
correspondent index has valuable information or not, i.e. if it can be overwritten or not.
For their turn, the write and read pointer save the values of the indexes subsequent to
the latest written and read elements. The figure below (figure I.3.4) presents a graphic
example of this control.
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Figure I.3.4.: Example of the FIFOs access control
To guarantee that LabVIEW does not read empty buffers, a variable is asserted 100
milliseconds after the system initialization, enabling the ADS client to start the reading
process. If after the start of the reading process the buffers are full with valuable data
and LAbVIEW does not perform a reading cycle in a period of more than 300 millisec-
onds another variable, indicating that reading process aborted, is asserted to protect the
system from desynchronisation.
The PLC program used structured text as the programming language (Annex A.1) and
is run cyclically at the clock rate indicated in section I.3.1. The complete set of varaibles
used is summarized in table I.3.2.
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Table I.3.2.: Main variables of the PLC program
I.3.3.2. Dynamic-Link Library programing
The dynamic-link library EcatLavViewCom program code, which can be consulted
in Annex A.2, was developed in C++ language and complied by Visual Studio 2012.
It implements seven different functions which require ADS interface. A resume of their
inputs/outputs and description is presented in table I.3.3.
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Table I.3.3.: Resume of all the functions of the DLL EcatLavViewCom
The functions which read/write the parameters through PDO services use the same ADS
functions as the ones which use SDO services. The main difference between them lies in
access addresses, i.e., in the ADS index group and index offset. These take the values
of the parameter’s index and sub index, for the first case; while for the second case take
the value of the Beckhoff global constant EC_ADS_IGRP_CANOPEN_SDO [14], in-
dicating that the SDO service is used, and the result of the concatenation of the index
and the subindex. The flowchart summarizing the process of these functions is presented
in the figure I.3.5:
Figure I.3.5.: Flowchart of the functions which read/write EtherCAT parameters
The function EcatReadArray reads all the data arrays from the EtherCAT virtual
PLC and retrieves only the valuable data, i.e. the data that was not read in previous
calls to the LabVIEW, and therefore responsible for establishing an interface between
both programs. Due to its importance to the system synchronization it is also responsible
for other management operations such as: assisting the PLC buffer control mechanism
by retrieving the amount of valuable data saved; and asserting a acknowledge signal at
the end of each cycle; and reinitializing the PLC in case of the reading process has been
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aborted before. Figure I.3.6 shows the function program flowchart. All the parameters
accessed in this function are PLC variables, thus is not possible to know their ADS
addresses. Consequently, before the read/write operations a request is done using the
name of the target variable, which returns the respective index and subindex.
Figure I.3.6.: Flowchart of the function EcatReadArray
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As described in table I.3.3, the function EcatStartPLC is used to restart the PLC and
the function EcatAckReadLow is used to deassert the variable which indicates the end
of a reading cycle, immediatly after being asserted by the function EcatReadArray,
reproducing a pulse signal. The flowcharts of both functions are shown in the figures
below (figures I.3.7 and I.3.8):
Figure I.3.7.: Flowchart of the function EcatAckReadLow
Figure I.3.8.: Flowchart of the function EcatStartPLC
I.3.3.3. LabVIEW client programming
The main program was designed in a graphical programming language using LabVIEW
2012 Service Pack 1, version 12.0.1, as platform. It comprises a VI, which implements
the main processes and the graphical user interface, and several subVIs. As shown in
the Annex A.3, the program is divided in two sequences which execute the RS232 and
EtherCAT related functions independently. To provide better system reliability and per-
formance, all the functions in both sequences are run on different threads with distinct
priorities, data acquisition and processing operations are faster than the screen updates
and file storage, and thereby, have higher priority. The independency of the multiple
threads is ensured by the use of queues in the transmission of data between functions.
The main functions executed by the sequence related to the data coming from the RS232
gauge are: acquisition, file storage and screen update. The data acquisition function is
implemented by a timed loop with a period of 1 millisecond, where the buffer of the
COM port is analysed. When there are enough bytes to form a datagram (9 bytes),
similar to the EtherCAT PLC program, a timestamp is applied to the data, ensuring its
accuracy. The LabVIEW timestamp is a 128-bit data type that represents absolute time,
the highest 64 bits represent the total seconds since the epoch 01/01/1904 00:00:00.00
UTC, while the lowest 64 bits represent the positive fraction of a second [16]. Between
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two timestamps there may be a jitter, that in worst case is 20 milliseconds, which re-
sults from the time period that the bytes arrive to the COM port (8 bytes at every
10 milliseconds). The 9 bytes datagram are decoded in a parallel thread by the subVI
ReadCDG_rs232, developed previously by Paul Wermelinger for the X-Chip Monitor
project [15].
The data is updated on the screen at a rate of 0.1 samples/ms and stored in file at rate
defined by the user and multiple of 12 milliseconds. The file storage is configured by the
subVI RS232SaveDataFile. The flowchart of the processes related to the data coming
from the RS232 gauge is shown in the figure below (figure I.3.9).
23
Chapter I.3 Methodology
Figure I.3.9.: Flowchart of the sequence implementing the functions related to the data
provided by the RS232 gauge
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The other LabVIEW sequence implements the functions related to the data coming from
the EtherCAT supporting gauges: data acquisition and processing, file storage, screen
update and read/write of parameters using SDO services. These functions are only ex-
ecuted after the PLC has been started and put in run mode. Figure I.3.10 shows the
flowchart of these processes.
The data acquisition function is implemented by a timed loop with a period of 220
milliseconds which calls the functions EcatReadArray and EcatAckReadLow from
the dynamic-link library EcatLavViewCom (see section I.4.2). The data retrieved
from the PLC is then processed by the EtherCATDataDecoder subVI at a rate of
0.02 samples/ms, converting the C++ data types to suitable LabVIEW data types.
The timestamp conversion is made in three steps: first the calculation of the num-
ber of 100ns intervals as a double floating point number by multiplying the high order
uInt32 with 2^32-1 (4294967295.00) and then adding the low order 32bit value; second
the subtraction the number of 100ns intervals between Jan 1, 1601 and Jan 1, 1904
(95’616’287’977’737’600.00), eliminating the offset between the two basetimes; and last
division of the last result by 10’000’000 to get LabVIEW time. The data with the
adapted data types is then updated on the screen at a rate of 2.1 samples/ms, and
stored in file, at rate defined by the user and multiple of 333 micoseconds, using the
subVI EtherCATSaveDataFile to configure the file and to control which samples are
saved.
The several parameters available on the object dictionary of EtherCAT supporting
gauges can be read/written using the CDGconfiguration subVI, which calls the func-
tions EcatReadSdo or EcatWriteSdo, depending on the operation, from the Ecat-
LavViewCom DLL. Note that the IP address used on the ADS communications which
use SDO services is different from the ones which use PDOs, since in the CANopen
devices are different for both cases. In the first case the CANopen device is TwinCAT,
and therefore the IP address is the AMD netID of the computer running the program; in
the second case the CANopen device is the network adaptor, the address being its netID.
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Figure I.3.10.: Flowchart of the sequence implementing the functions related to the data
provided by the EtherCAT gauges
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I.4. Conclusions
This report has described the successful design and development of a graphical user in-
terface which allows retrieving and processing data from standard vacuum gauges, using
both the RS232 and the EtherCAT communication protocols, and from the new fast
gauge just using the EtherCAT protocol.
To provide timely and accurate information from the new gauges with faster measure-
ment rates, a particular attention was given to the real-time accuracy. One of the main
difficulties that occurred at the implementation was the ADS communication speed of
1-2 ms, preventing LabVIEW to get the data directly using single ADS call at rate of
333 us. In the PLC other problem related to the real-time accuracy was encountered:
the discharge time of the capacitors restrained the transmission speed, as for high fre-
quencies a jitter was generated, causing some data losses. Another difficulty was the
different data types used by LabVIEW and the dynamic-link library; several conversion
functions were implemented to overcome this issue.
All the fundamental requirements were implemented with success, but some extra fea-
tures could be added in the future to improve user experience, such as, error messages
provided by the ADS functions to identify any problems that may happen in the net-
work; and protections for the inputs, avoiding exceptions provoked by the user.
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I.5. Zero Drift Compensation
I.5.1. Introduction
Capacitance diaphragm gauges, known as CDGs, are widely used in vacuum chambers to
measure the pressure. Their performance is compromised by short and long term drifts,
which are originated by unwanted bending of the diaphragm caused mainly by the pre-
stress built into the sensor during manufacturing and the vacuum reference. However, a
model of the drift is very difficult to obtain, since it is influenced by the geometry and
material proprieties of each gauge.
The complex drift behavior prevents the use of simple compensation approaches and
many investigations were performed in order to solve this problem. Dr. Peter Waegli
developed a physical model and software application which fits and predicts the drift
behavior; however it was proved inefficient for online compensation, as it needs several
parameters barely accessible. In its turn Guintautas Mickus developed a prediction and
compensation system using Inficon’s FabGuard, although its results were inconclusive.
The main goal of this project is to continue the previous research focusing on long-term
zero drift compensation using Kalman filters, as they proved to be very efficient for a
wide range of applications.
I.5.2. Theoretical background
I.5.2.1. CDG measurement principle and zero-drift origins
Capacitance-diaphragm gauges with ceramic membranes have been on the market for
about 15 years, being used for pressure measurement in a wide variety of applications,
especially by the semiconductor industry, due to their high accuracy (typically 0.2 %
of the measured value) and resistance against corrosive gases [17]. The measurement
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principle lies on the deflection of a membrane under a differential pressure across it [18].
As shown in figure I.5.1, when a pressure (p) is applied the membrane suffers a deflec-
tion (∆S), changing the distance (∆d) between the two electrodes. This results in a
capacitance variation (∆C ), which depends inversely on the applied pressure and can
be used to determine it.
Figure I.5.1.: Measurement principle of the capacitance-diaphragm gauges
The sensor output accuracy is compromised by zero drift, which can be classified in two
different types depending on the time duration: short-term and long-term. The short-
term drift occurs in the first days and according to Peter Waegli‘s research it is primarily
influenced by the solder glass dimensions and elastic properties (G∞, τ and β), which
control the bending of the membrane by glass shear. This shear can be simulated by the
Burger Model, schematically shown in figure I.5.2, since the solder glass ring reacts to
the pre-stess load analogous to an assembly of springs and dampers[19].
Figure I.5.2.: Shear of the glass solder simulated by the Burguer model [3]
The maximum signal change observed in the long-term drift is controlled by the hous-
ing dimensions and its mechanical properties (stiffness), and by the reference vacuum
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pressure. One the other hand, it‘s time evolution is controled by the plastic properties
of the solder glass (η), also known as the kinetic parameter [20].
I.5.2.2. Previous works
Previous research was done in order to diminish the effects of the zero drift. After set-
tled a physical model for the drift, Peter Waegli developed a software application that
fits and predicts the drift for SCS devices (mechanically similar to the CDG). However
it proved to be inefficient as a routine tool since there are multiple optima fits due to
the ambiguous behaviour of the drift and it is necessary to measure properties that are
barely accessible by experiments with reasonable effort and/or the equipment at hand
at Inficon[21].
As described in [17], Gintautas Mickus developed a system to model and compensate
the zero drift. Two CDGs, one used to continuously measure the pressure in the cham-
ber and other used periodically as reference, communicate with FabGuard, which in its
turn, predicts and corrects the drift using trained models. The results suggested that
it is possible to predict and train models in FabGuard for zero drift. However they
were considered inconclusive since time was not tracked and several informations about
the process in the chamber should have been considered, as process contamination also
influences the drift behavior.
I.5.2.3. Kalman Filter
The drift behaviour depends on the geometry and material proprieties of the gauge.
Therefore is very difficult to use simple correction techniques such as frequency analysis,
baseline manipulation (removes the sensor response in the recovery cycle prior to sample
delivery) or model temporal variations with a multiplicative correction factor [22]. In
this project the performance of the Kalman filter is analysed as an online drift compen-
sator, since it has low memory and computational requirements. This features make it
suitable for implementation on a controller [23].
The Kalman filter is an optimal predictor-corrector type estimator that minimizes the
estimated error covariance of dynamic systems which are affected by a certain random
behavior [24]. As shown in the figure I.5.3, its algorithm can be divided in two distinct
31
Chapter I.5 Zero Drift Compensation
phases: the time update, which “predicts” the present state (Xt) using information from
the previous state (Xt-1); and the measurement update, which corrects the prediction
using information from a new measurement. These phases are implemented recursively
and embody a set of matrix equations, known as Riccati equations.
Figure I.5.3.: Algorith of the Kalman filter [21]
To apply the Kalman filter the model of the target system must be described by a state
space form, i.e., by the measurement equation I.5.1, which describes the relationship
between observed and unobserved variables, and a transition equation I.5.2 that describes
the dynamics of the unobserved variables.
zk = H × xk + vk (I.5.1)
xk+1 = A× xk +B × uk + wk (I.5.2)
In these equations, wk and vk represent the state and measurement white noise with
known covariance matrices Qk and Rk . Note that these two noises are statistically in-
dependent. For some systems, the signal value xk+1can also be conditioned by a control
signal uk. The entities A , B and H represent the state transition, input control and
observation matrices.
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I.5.3. Kalman Drift
The data used to test the Kalman filter performance was gotten from Peter Waegli’s
research. This data was collected by putting 10 different CDGs under zero pressure for
180 days in order to determine the zero drift caused by sensor cell’s manufacturing pre-
stress and aging. As the focus of the project is the study of the long-term drift only the
samples from the 60th to 180th day were used. The data acquisition and processing was
performed by the Matlab function long-term-drift, developed in this project, which
can be consulted in the Annex B.1.
Figure I.5.4.: Long-term drift
As shown in figure I.5.4, ignoring the low-frequency variations originated by the non-ideal
conditions of the chamber, the drift of the several CDGs can be modeled as ramp signals.
Being the slope the unknown variable, two state variables are needed: x1 is the signal
and x2 is the slope. Considering that the input control is null and the measurement
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In this way, to predict and compensate the CDG long-term zero drift, a 1st order dis-
crete Kalman filter was developed using the configuration presented in the table 3-1. A
2nd order discrete Kalman filter was also developed and its configuration is presented
in the table I.5.1 as well. Both filters were implemented in Matlab, namely functions,
kalman_1st_order and kalman_2nd_order, whose codes can be consulted in the
Annexes B.2 and B.3.
Table I.5.1.: Configuration of the developed Kalman filters
I.5.4. Results and analysis
The outputs of the he 1st and 2nd order Kalman filters described in section I.5.3 are
represented in figures I.5.5 and I.5.7. In order to diminish the drift effects Kamlan filter
outputs were subtracted to the measured signals, obtaining the final results, which can
be consulted in figures I.5.6 and I.5.8.
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Figure I.5.5.: Output signals of the 1st order discrete Kalman filter
Figure I.5.6.: Drift compensated signals and respective standard mean error
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Figure I.5.7.: Output signals of the 2nd order discrete Kalman filter
Figure I.5.8.: Drift compensated signals and respective standard mean error
Figures I.5.5 and I.5.7 show that 2nd order filter has a slighter better performance than
the 1st order filter, which was expected since the measured drifts are not linear due to
low-frequency variations. Nevertheless, the corrected signals have practically the same
error for both filters, as shown in the figures I.5.6 and I.5.8, proving that a higher order
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discrete filter will not be more cost-effective.
As observed in figures I.5.5 and I.5.7, beside the low-frequency variations of the mea-
sured signal that were caused by the non-ideal conditions of the chamber, the long-term
zero drift has a linear tendency. And the figures I.5.6 and I.5.8 suggest that the Kalman
filter could be used as drift compensator since all the corrected signals have an average
more approximated to zero.
I.5.5. Conclusion
This report described the study of the Kalman filter as online drift compensator of the
long-term zero drift, which compromises the accuracy of the Inficon’s gauges. Although
the results from the experiment suggest that the Kalman filter can be used to predict and
compensate the long-term zero drift„ this research should only be considered a starting
point. Identified problems are discussed in the following paragraphs.
The Kalman filter precision is highly compromised by the precision of the system’s
stochastic model, i.e, the model of the process and measurement noises. This experi-
ment assumed noises characterized by ideal distributions (Gaussian) and variances; con-
sequently to analyse the filter’s performance future researches should focus on the study
of the system’s noises in order to develop a proper stochastic model of the longterm
drift. The study carried out by Catherine Marselli [26] could be used as reference and
start point for this matter.
The measured pressure signals exhibit some low-frequency variations caused by the non-
ideal conditions of the chamber. As the present experiment assumed a simple approach
and the pressure signal was considered as the drift signal, these variations were wrongly
considered by the filter. In future experiments a threshold should be defined to distin-
guish the variations of the gauge output signal caused by the variation of pressure inside
the chamber from the drift.
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II.1. Introduction
In the past decade, society has become highly dependent on the Internet and the number
of users has grown at an exponential rate. While in 1994 less than 1% of world popula-
tion had Internet access, today this number exceeds 40% [1]. This dependence became
more pronounced with the introduction of several services such as Voice-over-IP (VoIP),
Video on Demand (VoD) and Peer-to-Peer (P2P) file sharing. The traffic increase caused
by these services, specially the ones involving multimedia content, compelled data cen-
tres and carriers to upgrade their networks bandwidth up to 10/40 Gbps. This trend is
challenging current Internet infrastructure, in particular the core routers, by demanding
higher throughput and larger routing tables.
The router performance is mainly limited by the route lookup mechanism [2]. The objec-
tive of IP lookup is to find the next hop to which send the packet, which is achieved by
searching for the best match between the packet’s destination address and the entries in
the routing table. To support the needs of current networks hardware-based routers are
preferred to the traditional software-based routers. The last ones can not achieve high
lookup rates, as a centralized CPU executes all functions, from control/management to
data processing. In the hardware options, the field-programmable gate arrays (FPGAs)
became an attractive choice, since their flexibility and reconfigurability allow the cre-
ation of customized solutions. Also, the high resources available in these devices allows
higher parallelism, increasing the throughput, as more data can be processed simultane-
ously.
II.1.1. Objectives
Motivated by the problems outlined above, this project focuses on the study of IP lookup
techniques and the development of an FPGA-based IPv4 router capable of handling data
rates of 10Gbps. In order to achieve the proposed objectives, the activity plan presented
in table II.1.1 was established.
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Study of IP Lookup Techniques X
Study of Development Tools X
Design and Simulation X X X X X
Testing X X
Final Report X
The first phase involved the study of existing IP lookup techniques in order to find a
mechanism that would be easily implementable in hardware and take few memory ac-
cesses. Practical considerations such as cost were also an important concern.
In order to learn how to use the development tools HDL Designer, Quartus and Model-
Sim, a simple project was designed, which consisted in changing a LED state (on/off )
at a frequency of 1Hz.
All the blocks necessary to preform the IP routing, were individually designed and sim-
ulated during the third phase. A global system behaviour simulation was also carried
out after all the blocks were validated. After having the system operating as desired,




Ethernet is currently the most used Local Area Network (LAN) technology. Its standard
comprises both the physical and the data link layers of the OSI model. The physical
layer defines the speed (10Mbps up to 100Gbps), the medium and signal codification
used in the transmission. The link layer is responsible for transmitting data between
two adjacent hosts within the same LAN. It is generally divided into two sublayers: the
Logic Link Control (LLC) and the Medium Access Control (MAC) [3].
The Logic Link Control sublayer is primarily concerned with providing services to the
network layer. It encapsulates the higher-level packets into frames, allowing their trans-
mission independently of the physical technology. The LLC can also provide flow and
error control.
The Medium Access Control sublayer is responsible for the procedures used by the de-
vices to access the network medium. Since Ethernet provides a medium shared by several
hosts, the access medium is made according to the Carrier Sense Multiple Access With
Collision Detection (CSMA/CD) scheme: before sending a frame the device must check
if the medium is free and ready for a new transmission. When multiple devices send
data at the same time collisions occur. The probability of a collision occurring increases
with distance between hosts, due to the propagation delays of the electric signals. When
a collision is detected the devices stop the transmission and send a jam signal, which is
used to notify all the devices within the network about it. Only after some time, a host
can try to resend the frame [3].
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II.2.1.1. Frame Structure
An Ethernet frame starts following a 7-byte preamble and 1-byte start frame delimiter
(SFD). The preamble comprises an alternate sequence of bits set to "0" and "1", and is
used for bit synchronization. In its turn, the SFD is used for byte synchronization, as it
is used by the receivers to detect the beginning of the frame.
The Ethernet frame structure has five fields, as shown in figure II.2.1. For 802.3 frames,
the header has 14-bytes featuring the destination and source addresses, each with 6-byte
length, and the EtherType field. The last one is 2-byte long, and if its value is superior
to 1500 identifies which protocol is used in the payload. Otherwise, it represents the
length of the payload. The payload must have a minimum length of 42 bytes, therefore
a padding may be done. The Frame Check Sequence (FCS) is used to detect corrupted
data within the entire frame by implementing a 4-byte cyclic redundancy check. (CRC)
Ethernet devices must allow a minimum idle period between frames, which is known as
interframe gap (IFG). The standard minimum IFG depends on the speed of the com-
munication, for example, for 10 Mbit/s Ethernet the gap is 96 bits (12 bytes).
Figure II.2.1.: Ethernet Frame
II.2.1.2. Virtual LAN (VLAN)
Virtual LANs are widely used in today’s networks to improve performance and sup-
port services, such as security. VLANs allow to change the network’s topology without
changing the physical connection between hosts. A set of switches is used to construct
network segments that behave logically like a conventional LAN but are independent of
the physical locations of the hosts. In this way, data is only spammed between hosts
within the same VLAN. To send data outside the VLAN a higher-level protocol, such as
IP, must be used. In order to identify which VLAN a frame belongs to, a tag is inserted
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in the Ethernet header, as shown in figure II.2.2 [4].
Figure II.2.2.: VLAN Tag within Ethernet Frame
II.2.2. Internet Protocol Version 4 (IPv4)
The word Internet refers to the worldwide set of interconnected networks. These net-
works are characterized by several different limitations, such as speed, number of users,
maximum geographical distance and applicability to certain environments. The inter-
operability between all the different networks that form the Internet is assured by the
network layer protocol, IP (Internet Protocol). This protocol was designed primarily
for inter networking; as a result it provides a best-effort routing service to deliver trans-
mitted messages to their destination. Higher level applications must guarantee several
functions such as reliability, flow control, or error recovery, since IP does not provide
them. The first major version of IP, Internet Protocol Version 4 (IPv4), is currently the
dominant protocol of the Internet [4].
II.2.2.1. Packet Structure
An IP packet is composed by the header section and the variable-length payload section.
Typically, it is encapsulated in the data field of link layer frames, enabling the host to
send data to any receiver, independently of the technology differences.
The IP header is formed by a 20-byte part and a variable-length optional part, ordered
using big-endian convention. Therefore, the fields in the header are packed with the
most significant byte to the left. The header format is shown in the figure II.2.3 and its
fields are described below:
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Figure II.2.3.: IPv4 Header Format
• The version field indicates which version of the protocol the packet belongs to. In
the case of IPv4 it holds up the value 4.
• Since the header may contain a variable number of options, a second field, the
Internet Header Length (IHL), is provided to indicate the number of 32-bit words
in the header. The norm RFC 791 defines that the minimum value for this field is
5, which applies when no options are present. The maximum value is 15 as result
of the 4-bit resolution.
• The Differentiated Services Code Point (DSCP) field, originally known as Type of
Service field, is defined by the norm RFC 2474 and classifies the packet according
to its type of service. In this way, a VoIP packet is distinguished from a text file
packet, and both have a more suitable treatment during the routing process.
• The Explicit Congestion Notification (ECN) field is an optional feature that allows
end-to-end notification of network congestion without dropping packets. It is only
used when both endpoints support it and are willing to use it.
• The total number of bytes that compose the packet, including both header and
data, are indicated by the Total Length field. Its minimum value corresponds to
the minimum size of the header, which is 20 bytes. Being a 16-bit word, its maxi-
mum value is 65,535 bytes.
• Sometimes restrictions on the packet size are imposed, in which case packets must
be fragmented. In order to the host determine which packet a newly arrived frag-
ment belongs to, the Identification field is used. Therefore, it contains the same
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value for all the fragments of a packet. Next follows a 3-bit field, which has also
the purpose of control and identify the fragments. The position of a fragment in
the packet is identified by the Fragment Offset field. Its value is measured in units
of 8 octets (64 bits). The first fragment has offset zero.
• The Time to Live (TTL) is one of the essential fields for routing operations, as
it indicates the maximum time the packet is allowed to remain in the Internet
system. In practice, it counts hops: when the packet arrives at a router, the TTL
value is decremented by one. When the TTL field hits zero, the router typically
discards the packet and sends a warning packet back to the source host. This fea-
ture prevents packets from wandering around indefinitely when the routing tables
become corrupted.
• The Protocol field indicates which next level protocol (e.g. TCP, UDP) is used in
the payload section of the packet. Each protocol has an assigned number that is
global across the entire Internet. The list of IP protocol numbers is maintained by
the Internet Assigned Numbers Authority.
• The IP header contains all the vital information, therefore it’s crucial to protect it
against data corruption. The protection is achieved by the 16-bit Checksum field,
which is calculated by the 16 bit one’s complement of the one’s complement sum
of all 16 bit words in the header. At each hop the checksum is verified and the
result should be zero if there is no corruption, otherwise the packet is discarded.
Before sending the packet to the next hop the checksum is recalculated because at
least one field always changes (the time to live field). In this case, the value of the
checksum field is considered zero and is updated with the new value.
• The Source Address and Destination Address identify the network interfaces that
belong to the sender and receiver.
• The Options field may appear or not in the packet. However, it must be im-
plemented by all IP modules (host and gateways). It can be used for several
applications such as security, route recording and time stamping. The field length
is variable: there may be zero or more options, each being identified by a 1-byte
code. Some options are followed by a 1-byte option length field, and then one or
more data bytes. Zero padding is used to ensure that the header ends on a 32 bit
49
Chapter II.2 Fundamental Concepts
boundary.
II.2.2.2. Addressing
The IPv4 addresses are used to uniquely identify a device on an IP network. They
have a 32-bit length and are usually represented in the dot-decimal notation. In this
format, each of the 4 bytes is written in decimal, ranging from 0 to 255, and separated
by periods. For example, the 32-bit decimal address 3221226219 can be represented as
192.0.2.235.
IP addresses are hierarchical and for this reason they comprise a network segment, in
the most significant bits, and a host segment, in the less significant bits. Until 1993,
the IP addresses were split into several different classes: A, B, C, D (Multicast), and
E (Reserved). The number of bits assigned to the network segment was fixed and de-
pendent on the address class: it was the first octet for Class A, the first two octets for
Class B and the first 3 octets for Class C. Due to its inflexibility and the continuous
growth of the Internet, this classful addressing scheme became obsolete, and to avoid the
rapid exhaustion of IPv4 addresses, it was officially replaced with Classless Inter-Domain
Routing (CIDR) by the Internet Engineering Task Force [5].
With CIDR, the length of the network segment became variable and designated as pre-
fix. The prefix value is obtained by counting the number of bits set to "1" in the bitmap
known as network mask, and presented with the IP address following a slash character
(/). For example, the IP address 10.112.15.243 and the network mask 255.255.255.0
can also be represented as 10.112.15.243/24, which means that the first 24 bits identify
the network while the remaining 8 bits identify the hosts. The network base address
is obtained by performing an AND operation between the IP address and the network
mask. Therefore, the network of the previous example can be fully identified by the
address 10.112.15.0.
This allocation method allows the creation of sub networks by logically dividing a net-
work’s address. This division is done by increasing the network mask, so the more
subnets available, the less host addresses available per subnet. The subnetworks are dis-
tributed in a hierarchical architecture according to the prefix. For example, 10.112.15.64/26
is one of the four possible subnets of 10.112.15.0/24, each one having 64 host addresses
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available. Subnetting increases the routers efficiency by allowing a local administrator to
introduce arbitrary complexity into the private network without affecting the size of the
Internet’s routing tables. This is possible because all hosts in the same subnet share the
same network-prefix address, meaning that the subnet structure is never visible outside
the network [6].
II.2.2.3. Routing
Routing is the function that ultimately defines the Internet Protocol, since it is what
allows to transmit data between different networks. It can be divided into two distinct
processes, the route processing and the data forwarding, which are performed by dedi-
cated devices, the routers.
Route Processing
The route processing involves the construction and maintenance of the routing table,
the list of destinations that are next in line to the router. This can be done statically,
by manually-configuring the routing entries, or dynamically by using protocols such as
Routing Information Protocol (RIP) or the Open-Shortest-Path-First protocol (OSPF)
[7]. An example of a routing table is shown in table II.2.1 and its fields are described
below:
Table II.2.1.: Example of a Routing Table
• TheDestination and theNetwork Mask fields are used conjointly to determine when
a route is used, according to CIDR. Considering that a mask of 255.255.255.255
means that only an exact match of the destination uses this route, and a mask
of 0.0.0.0 means that any destination can use this route, for the example shown
previously in table II.2.1, only packets with the destination address 192.168.1.250
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can use the route defined in the last entry.
• The Next Hop field, also known as gateway, is the IP address of the next router
where a packet needs to be sent. The locally available interface which is responsi-
ble for reaching the gateway is identified by the Interface field.
• The Metric indicates the number of routers needed to be crossed to reach the des-
tination. This is very useful to ensure efficiency: if there are multiple routes with
the same destination, the route with the lowest metric is the best route.
Data Forwarding
The data forwarding can be divided into three phases: IP header validation, table lookup
and IP header update. For each received packet the router must check its validity. This
is done by checking several fields of the header such as the version, the time to live and
the checksum, as previously explained in section II.2.1.1. If a packet is valid the router
keeps its IP destination address to perform the table lookup.
The table lookup is the process used to obtain the packet’s next hop. Since a route is
defined by the destination address and the network mask, the IP destination address
of a packet may match more than one routing table entry. The best-matching entry
is the one which obtains the longest prefix match, i.e., the entry that has the largest
number of leading bits matching those in the packet’s destination address. This process
represents the challenge of the router design due to the increasingly long tables and the
high throughput (10 Gbps). Currently there are several lookup algorithms, which will
be studied in section II.2.3.
After obtaining the packet’s next hop, the router must update the IP header by decreas-
ing the time to live field and recalculating the checksum. Some routers may also preform
additional functions related to Quality of Service (QoS).
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II.2.3. Lookup Techniques
The lookup technique implemented by a router is the most important process. There is
a set of desirable characteristics that it should have [8]:
• High throughput: considering a link speed of 10 Gbps and packets 64-byte long,
the lookup algorithm should process 15 million pps.
• Ability to handle large routing tables.
• Low storage requirements, since a memory-efficient algorithm can benefit from
on-chip SRAMs.
• Scalability. With the eminent exhaustion of IPv4 address, a new version of the
Internet Protocol (IPv6) is currently being introduced. Therefore, it is desirable
that routers can process routes and packets independently of the IP version.
• Small overhead of routing table update.
• Easily implementable in hardware.
• Efficiency in terms of implementation costs.
TCAM-based lookup techniques directly compare the IP destination address of an in-
coming packet with the values stored in a the memory. These architectures may seem
a viable option due to their simplicity and incredibly high throughput, but are very
expensive and power hungry. Other IP lookup techniques are more desirable and can be
generally classified into 3 major categories: tree-based, trie-based and hash-based. Each
one has its own advantages and disadvantages.
II.2.3.1. Tree-based
Trees are data structures composed by nodes organized hierarchically, being the node at
the top level designated as root and nodes at the bottom as leafs. Every node, except
the root, is a children of the node that precedes it. A path can be followed between the
root and a leaf by taking a series of decisions at each level. This decision consists in
choosing the children that leads to the desired leaf. Each node has stored a search key,
which in the case of IP lookups is the IP address of a network.
These structures can be distinguished as unbalanced or balanced. Unbalanced trees are
lopsided, meaning that some of the leaf nodes have very high depths and some leaf nodes
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have very low depths. The linked list is the most extreme case of an unbalanced tree,
with the root being one end of the linked list and the only leaf node being the other end.
The search on an unbalanced tree is transversal, so in the worst case it takes N cycles,
where N is the number of nodes. Contrasting, in balanced trees the depth of the left
and right subtrees of every node differs at most by 1. This type of tree is more desirable
as it guarantees that in the worst case the search takes log2(N) cycles, and because
it provides a better distribution of memory resources when mapping levels of the tree
onto pipeline stages, which is commonly done to increase the throughput. The main
drawback of balanced trees is the slow update of the routing table. A graphical example
of the difference of the node’s distribution in both types, balanced and unbalanced, is
shown in figure II.2.4.
In [9] it is used a 2-3 tree, a balanced structure where a node can have up to 3 children.
The author approaches a solution to the slow table update problem: through the overlap
of IP ranges and the use of external SRAM, the table can be updated with only 1 clock
cycle.
Another approach to the tree structure is presented in [10]. It proposes a balanced tree
that uses as search key only a fraction (infix) of the address, instead of all the bits.
At each level this infix has a different length: the root uses half of the prefix, while
the bottom level uses only 1 bit. In this way, there is no need for balancing the tree,
which increases the system’s efficiency by reducing the pre-processing complexity and
the incremental update.
Figure II.2.4.: (a)Balanced Tree; (b)Unbalanced Tree
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II.2.3.2. Trie-based
A trie is a data structure based on an unbalanced binary tree. However, it does not
store the value of an address in the nodes. Instead, the address is represented by the
path from the root to the node at the level correspondent to its prefix. The decisions
made at the branches take in consideration the consecutive bits in the address: if the
bit is set to "0" it chooses the child to the left, but if bit is set to "1" it chooses the child
to the right. When a trie only uses one bit at each node is called a uni-bit trie, and
when it uses multiple bits is called multi-bit trie, being the number of bits called stride.
Trie-based lookup techniques are more suitable for hardware implementation, as they
require simpler logic and less memory resources per node.
The search time is proportional to the prefix. In order to achieve high throughput, the
trie’s levels can also be mapped onto pipeline stages, each one having its own memory.
However, this highlights two main issues that affect the incremental update operations.
Firstly, the memory must be allocated evenly balanced across the multiple pipeline
stages. Otherwise, the lower levels, which are more heavily used, may overflow and the
entire trie becomes compromised. Secondly, it must be ensured that no particular stage
becomes a bottleneck. Therefore the number of changing memory locations due to route
update operations must be limited [11].
The main objective of [12] is to increase the efficiency of memory’s usage. In tries there is
a memory waste resulting from the nodes which don’t have an associated route and only
have one child. The author eliminates these nodes and computes their number between
two consecutive branching nodes. In this way, the search algorithm can reduce memory
waste and also skip unnecessary operations, increasing the overall system’s efficiency.
In [13], another approach is taken to solve the same problem. Here the memory is dis-
tributed evenly through the various levels. In order to perform this the trie is divided
into several sub trees, being some of them posteriorly inverted.
II.2.3.3. Hash-based
Hash-based architectures are used for exact matching, obtaining results in one cycle.
Hash functions assign to the input data a shorter code that can be used as an index of
the table in memory. Ideally, it should be guaranteed that every input has an exclusive
code. However, this usually does not happen and collisions occur, being imperative the
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implementation of processes for their treatment. In this way, these architectures have
non-deterministic performance, which is a major drawback.
The application of hash functions in IP lookup algorithms has other issue, the variable
prefix the network addresses: either all the routes need to be expanded to a fixed length,
or one hash function must be used for each route length and a priority encoder is imple-
mented to choose the best-matching entry, as its done in [14].
Hash functions should distribute evenly the routes across the hash table in order to min-
imize overflows. In this way, the frequent updates of the routing table also constitute a
problem, as they increase the number of overflow occurrences. The FlashLook scheme
proposed in [15] attends to this problem by allowing the flexibility to choose different
hash functions within a pool for different groups of prefixes. As result, collisions are
minimized and the memory efficiency is increased.
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The presented router has an architecture composed by three main modules: the link
layer, the data forwarding and the route processing. A graphical representation of the
architecture can be seen in figure II.3.1. The link layer module is responsible for the
Ethernet’s layer 2 interfaces and functions, which were previously described in section
II.2.1. The data forwarding module is mainly concerned with the IP header validation
and update, and the IP lookup mechanism. Finally, the route processing module com-
prises the construction and maintenance of the routing table. The link layer and the data
forwarding functions are implemented in a FPGA, while the route processing functions
are implemented in a CPU.
Figure II.3.1.: Router’s Architecture
Only the data forwarding module is studied in this chapter, as the link layer functions
were previously developed and validated, and the project main focus was the development
of the lookup mechanism and the IP frame processing functions.
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II.3.1. Lookup Algorithm
The study of the several lookup techniques highlighted the series of trades off’s that must
be made while developing a new architecture. Due to the complexity of this process, in
this project a solution was designed focusing mainly two requirements: throughput of 10
Gbps and simple, hardware implementable logic. The implemented lookup architecture
is divided into two different processes, the direct forwarding and the uni-bit trie. The
respective flux diagram is represented in figure II.3.2.
Figure II.3.2.: Flux Diagram of the Lookup Algorithm
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In the direct forwarding process, exact matching is performed by using the first 24 bits
of the IP destination address of every input packet as an index for a search table. Each
entry of this table has stored two 1-bit flags and two integer fields, which are represented
in table II.3.1 (a). A flag designated as M indicates if the table entry represents a route
or not. When it represents a route (M="1") the next hop value is updated with the
value stored in the integer field with the same name. The other flag, designated as L,
indicates if the entry has children, i.e., if a longer prefix match can be obtained in the
trie. When this possibility exists, the search continues across the uni-bit trie, and the
starting node is given by the integer field NextPtr, a pointer to the entry on the memory
which stores the trie. Otherwise, the lookup process stops and the next hop value is
returned.
The search on the uni-bit trie is done by recursively analysing the remaining 8 bits
of the packet’s IP destination address, from the most to the last significant, and the
fields stored in each node. These fields are shown in table II.3.1 (b). Here, the flag M
also indicates if the node represents a route, and when it does the next hop value is
also updated with the value of the integer field with same name. The other two fields,
LeftPtr and RightPtr , are the pointers to the children on the left and on the right of
the node. If any of these fields has a different value from the index of their parent’s
node, then the search can continue in that direction, otherwise the search stops. For
example, considering the trie shown in the figure II.3.3 and the IP address 10.112.15.64,
the uni-bit trie analyses the 8 least significant bits, 01000000. The first bit is set to"0"
and the LeftPtr takes the value 1, which is different from the root’s address, meaning
that the search moves to the next level through the left child. Then, the next hop is
updated with value 10. The second bit is set to "1" and the RightPtr takes the value
3, which is also different from the address of its parents node, making the search go
through the child on the right. Finally, the third bit is set to "0", and since the LeftPtr
has the same address as the current node, the search stops and returns the next hop
value, which is updated with value 13.
Table II.3.1.: (a)Table of Direct Forwarding; (b) Table of Uni-bit Trie
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Figure II.3.3.: Uni-bit Trie Configuration Example
II.3.2. Implementation Description
The lookup algorithm presented in section II.3.1 was implemented in a FPGA. The block
diagram of the developed hardware is shown in figure II.3.4 and each block is described
afterwards. Figure II.3.5 presents a general flux diagram of the tasks performed by the
system.
Figure II.3.4.: Block Diagram of the Implemented Hardware
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Figure II.3.5.: Flux Diagram of the System’s General Tasks
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II.3.2.1. IP Header Validation and Update
The IP header must be validated before starting the lookup algorithm. This validation
is performed by two blocks, the IP Header Proc and the Forwarding Request, which
support frames with up to one VLAN.
• The IP Header Proc block calculates the IP header checksum, as described in sec-
tion II.2.1.1, and verifies if the result is zero, meaning the packet did not suffer any
corruption. If the IP header checksum is valid, a 1-bit signal is set to "1". At the
same time, the time to live field is checked, and if its value is superior to 1 then
other 1-bit signal is set to "1", indicating that it was also validated.
• The Forwarding Request block receives the packet’s validation results. If any of the
signals is set to "0" than the packet is tagged as invalid and consequently discarded.
When both signals are set to "1" the packet is considered valid and queued, while
the IP destination address is guided to the the first phase of the lookup process,
the direct forwarding.
As explained in section II.2.1.3 the IP header must be updated before forwarding the
packet to the gateway. The two basic updates are the time to live decrement by 1 and
the recalculation of the checksum field. Both operations are preformed by the IP Header
Update block.
II.3.2.2. IP Lookup
The first phase of the lookup process is the direct forwarding, which is implemented by
a DDR3 (Double Data Rate type 3) external memory. Since this memory has a different
clock signal from the other blocks, two asynchronous fifos, Fifo Assync DDR In and Fifo
Assync DDR Out, are used to queue the IP address, at the input, and the search results,
at the output. In this way, signals can go through different clock domains without jitter
problems. The IP address is also queued in other fifo, Fifo Assync IP, because it may
be used to find the longest prefix match in the uni-bit trie.
The uni-bit trie search table is implemented in an internal block RAM, with registered
output. In this memory a reading operation takes 3 cycles. In order to maintain the
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throughput in the presence of this delay, three machines are used in parallel, each one
implementing the uni-bit trie search for different packets. This is possible because a
temporal offset of one clock cycle is introduced between the machines. There is also a
priority scheme, where machine 0 has the highest and machine 2 has the lowest priori-
ties. Figure II.3.6 illustrates the order used by the machines to address the memory and
retrieve the results.
Figure II.3.6.: RAM Access Shared by Multiple Machines
The Direct Forwarding Result block serves as an interface between the direct forwarding
and the uni-bit trie processes. After the DDR3 returns the search results, it is checked
if uni-bit trie is still processing the previous packet or if it is available to start a new
search. Since the trie is implemented by three parallel machines, the block looks for one
that is available attending the priority scheme. When it chooses the machine, it forwards
to the uni-bit trie engine the direct forwarding results, the IP destination address and a
stamp indicating the chosen machine. If none of the machines is available, it waits until
one is.
The block Uni-bit Trie Engine is responsible for implementing the three parallel uni-bit
tries and the respective management system. It’s constituted by several other blocks,
described below and show in figure II.3.7.
• The Demux is responsible for forwarding the data returned by Direct Forwarding
Result block to the correct machine.
• The Machine Sync guarantees the temporal offset between each machine. This lag
is used to ensure that only one machine accesses Block RAM, which has stored
the uni-bit trie table, at the time. The synchronism between the machine which is
doing the access and the output of the Mux is also controlled by the Machine Sync.
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• The uni-bit trie 0, 1 and 2 implement the binary search machines. Since all the
blocks inside the Uni-bit Trie Engine work at a higher frequency then the other
blocks of the system, each machine has associated an asynchronous fifo (Fifo As-
sync Machine 0,1 and 2 ), to queue the next hop value once the longest prefix
match is achieved. These results are afterwards retrieved by the TxManager.
• The remaining block, Fifo Assync Machine Tag, queues the order in which ma-
chines are started. This is important to ensure synchronism, as each machine takes
a different time to finish the lookup process, depending on the prefix.
Figure II.3.7.: Block Diagram of the Uni-bit Trie Engine
After being validated, each packet is queued by the block FifoPacket until the termina-
tion of the lookup process. The TxManager block is responsible for guiding the queued
packet to the the next process. Since the packets are stored in a first-in/first-out queue,
this block waits until the correspondent next hop value is available. The correct match
between the packet and the next hop value returned is ensured by checking the output
of the Fifo Assync Machine Tag.
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II.3.3. Testing and Validation
To test and validate the system’s behaviour, the developed code was synthesized and
loaded to an Altera’s ArriaV FPGA. The global system’s clock was set with a frequency
of 156 MHz and the uni-bit trie engine subsystem worked with a clock of 200 MHz.
Table II.3.2 lists the resources used by the FPGA to implement the developed functions.
Table II.3.2.: System’s Required Resources
The traffic was generated by the test equipment N2X, which had two ports available to
send/receive Ethernet streams at a rate of 1Gbps. Since the FPGA had 10 Ethernet
ports available, and the main objective of the project was to handle data at rate of up
to 10 Gbps, 8 of the FPGA ports were connected to each other forming a loop connec-
tion. The destination IP must be changed within the FPGA, therefore a reconfigurable
conversion table was developed, which changes the IP destination address according to
the output port. The test scheme is demonstrated in figure II.3.8.
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Figure II.3.8.: Test Scheme
In order to perform these tests, both the uni-bit trie and the direct forwarding had to be
configured manually, by addressing the memory blocks with a microprocessor connected
to the FPGA. These accesses were performed using byte-wise read and write operations
available in firmware.
Every route was configured to require a 32 bit prefix match, leading to the longest delay in
the uni-bit trie engine. Additionally, packets of 64 Bytes were used, requiring the highest
lookup rate for a given throughput. These situations hardly occur in normal operation,
but allow us to test the system’s performance in the worst possible case scenario. With
both streams configured to the maximum possible throughput, the system was able to
successfully forward all the packets, achieving a lookup rate of 14.8Mpps.
II.3.4. Conclusion
Designing an IP lookup logarithm is a complex process as a series of trade off’s must
be made. Therefore, this project drawn a solution focusing mainly two requirements:
throughput of 10 Gbps and simple, hardware implementable logic. It was implemented
an hybrid algorithm, which conjoins exact matching with a uni-bit trie, a binary longest
prefix match lookup technique.
During real time testing the router achieves a throughput of 14.86 million packets per
second. This result corresponds to a link of 761 Mbps of useful traffic, as in an Ethernet
link 8 bytes are used as preamble and 12 bytes are used as gap between frames. The
measured number of dropped packets was 0 for the worst case, meaning that the system
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can handle even higher throughputs.
According to the resources used this algorithm is also suitable to be implemented in
hardware and may even handle larger routing tables, since there is a lot of memory still
available in the FPGA.
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II.4. Conclusions
This project focused on the development of an FPGA-based IP router capable of process-
ing throughputs of 10Gbps. In IP routers, the bottleneck is constituted by the lookup
technique used to achieve the longest prefix match. A good lookup architecture has a
wide set of desired characteristics, therefore designing a new one involves a very complex
process. In order to develop knowledges in this area, and to gain sensitivity about the
trade off’s to be made, a simple solution was approached.
The main objectives of the project were accomplished, as the implemented system was
able to support throughputs up to 10Gbps and was seamlessly implemented in FPGA.
However, it may be used only as a starting point for future works, since many of the
functions required in real application routers are yet to be implemented, such as ARQ
requests, dynamic reconfiguration of the routing table and the support for other proto-
cols (MPLS).
Throughout this project several adversities were faced. Most of them were related to
the development tools used and the integration of code blocks previously developed by
other members of the work group. Regardless all the challenges, the activity schedule
presented in section II.1.1 was successfully met.
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IF NOT bInit THEN















IF block AND aux_block THEN
bInit=TRUE;
END_IF
(* Executes the other processes If the communication with the ADS client haven’t been
aborted*)
IF NOT block THEN
(*Saves and timestamps the input data if the buffers have free space*)
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IF NOT arrBool_aux[ptr_write+1] THEN



















(*The communication with the ADS client is enabled 100 ms after the PLC have been
started*)
IF (ptr_write>=300) AND NOT read THEN
read:=TRUE;
END_IF
(*The communication with the ADS client is aborted if the buffers are full for a period
higher then 300 ms, the variable aux counts the time: 600 samples * 333 plc clock=
200ms*)
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END_IF
END_IF
(*The timer which controls the condition of thecommunication with the ADS client is
set to zero if the buffer is not full*)
IF read AND (ptr_read<>ptr_write) THEN
aux:=0;
END_IF
(*detects when the rising edge of acknowledge signal asserted by the ADS client when
finishes a reading cycle *)
IF ack_read AND NOT ack_aux THEN
ack_aux:=TRUE;
END_IF
(*detects when the falling edge of acknowledge signal asserted by the ADS client when
finishes a reading cycle. Updates the value of the read pointer and the auxiliar array
according with the number of data read *)
IF NOT ack_read AND ack_aux THEN
ack_aux:=FALSE;









A.2. Dynamic-link library code
// EcatLavViewCom.cpp : Defines the exported functions for the DLL application.
#include "stdafx.h"
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//Header of the dynamic link library: EcatLavViewCom
#include "EcatLavViewCom.h"
//Beckhoff global constant which indicates CoE data object is read/written using SDO
services
#define EC_ADS_IGRP_CANOPEN_SDO 0x0000F302
// EcatReadSdo reads the SDO data using the EtherCAT master from the client
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// nIndex Parameter index (0x1018 .. VendorId 0x1018SI1)
// nSubIndex Parameter subindex (0x0001 .. VendorID 0x1018SI1)
// pData pointer to the storage for the receiving data
// nDataLength length of the storage for receiving data
// pReadLength pointer to the length of data received during read operation
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatReadSdo(unsigned char netID[], unsigned int port,
unsigned long nIndex, unsigned short nSubIndex, unsigned char *pData, unsigned short
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unsigned long ulIndex;
ulIndex = (nIndex << 16) + nSubIndex;
AdsPortOpen();





// EcatWriteSdo writes the SDO data using the EtherCAT master from the client
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// nIndex Parameter index (0x1018 .. VendorId 0x1018SI1)
// nSubIndex Parameter subindex (0x0001 .. VendorID 0x1018SI1)
// pData pointer to the storage for the data to be written
// nDataLength length of the storage for data to be written
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatWriteSdo(unsigned char netID[], unsigned int
port, unsigned long nIndex, unsigned short nSubIndex, unsigned char *pData, unsigned











ulIndex = (nIndex << 16) + nSubIndex;
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AdsPortOpen();





// EcatReadPdo reads the PDO data using the EtherCAT master from the client
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// nIndex Parameter index (0x1018 .. VendorId 0x1018SI1)
// nSubIndex Parameter subindex (0x0001 .. VendorID 0x1018SI1)
// pData pointer to the storage for the receiving data
// nDataLength length of the storage for receiving data
// pReadLength pointer to the length of data received during read operation
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatReadPdo(unsigned char netID[], unsigned int port,
unsigned long nIndex, unsigned short nSubIndex, unsigned char *pData, unsigned short















Chapter A Annex A
}
// EcatReadPdo writes the PDO data using the EtherCAT master from the client
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// nIndex Parameter index (0x1018 .. VendorId 0x1018SI1)
// nSubIndex Parameter subindex (0x0001 .. VendorID 0x1018SI1)
// pData pointer to the storage for the receiving data
// nDataLength length of the storage for receiving data
// pReadLength pointer to the length of data received during read operation
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatWritePdo(unsigned char netID[], unsigned int
port, unsigned long nIndex, unsigned short nSubIndex, unsigned char *pData, unsigned















// EcatReadArray reads the buffers from the PLC and delivers the valuable data to the
ADS client
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
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// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// nSamples number of
// result_CDG1_pressure and result_CG2_pressure arrays which save the new pressure
values
// result_CDG1_valid and result_CDG2_valid arrays which indicates if the correspon-
dent pressure values are valid or not
// result_CDG1_over and result_CDG2_over arrays which indicates if the correspon-
dent pressure values exceeded the overrange
// result_CDG1_under and result_CDG2_under arrays which indicates if the corre-
spondent pressure values exceeded the underrange
// result_timeHigh array which save the highest 32-bit of the EtherCAT timestamp
// result_timeHigh array which save the lowest 32-bit of the EtherCAT timestamp
// result_valid indicates if the was acquired from the PLC with no problems
// result_clean indicates that the communication with the PLC was restarted
// running indicates if the PLC is in run mode or not
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatReadArray(unsigned char netID[],unsigned int
port, unsigned int *nSamples, float * result_CDG2_pressure, unsigned short *result_CDG2_valid,unsigned
short *result_CDG2_over,unsigned short *result_CDG2_under, unsigned short *re-
sult_CDG1_valid, unsigned short *result_CDG1_over,unsigned short *result_CDG1_under,
float *result_CDG1_pressure, unsigned int *result_timeHigh, unsigned int *result_timeLow,
























































error[0]= AdsSyncReadStateReq(pAddr, &nAdsState, &nDeviceState);
// Get the handle of the PLC-variable read
error[1] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar8), szVar8);
// Read the PLC-variable read (via handle)
error[2] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(read),
&read);
//Executes the remaining processes if the PLC is in run mode and the variable,




// Get the handle of the PLC-variable block
error[3] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar12), szVar12);
// Read the PLC-variable block (via handle)
error[4] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(block),
&block);
//Reads the buffers if the PLC did not abort the communication
if(!block){
// Get the handle of the PLC-variable ptr_write
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error[5] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar1), szVar1);
// Read the PLC-variable ptr_write (via handle)
error[6] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(ptr_write),
&ptr_write);
// Get the handle of the PLC-variable ptr_read
error[7] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar2), szVar2);
// Read the PLC-variable ptr_read (via handle)
error[8] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(ptr_read),
&ptr_read);
// Get the handle of the PLC-array arrCDG2_pressure
error[9] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar), szVar);
// Read the PLC-array arrCDG2_pressure (via handle)
error[10] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG2_pressure),
& CDG2_pressure[0]);
// Get the handle of the PLC-array arrCDG2_valid
error[11] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar14), szVar14);
// Read the PLC-array arrCDG2_valid (via handle)
error[12] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG2_valid),
&CDG2_valid[0]);
// Get the handle of the PLC-array arrCDG2_over
error[13] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar15), szVar15);
// Read the PLC-array arrCDG2_over (via handle)
error[14] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG2_over),
&CDG2_over[0]);
// Get the handle of the PLC-array arrCDG2_under
error[15] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar16), szVar16);
// Read the PLC-array arrCDG2_under(via handle)
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error[16] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG2_under),
&CDG2_under[0]);
// Get the PLC-array arrCDG1_pressure
error[17] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar3), szVar3);
// Read the PLC-array arrCDG1_pressure (via handle)
error[18] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(
CDG1_pressure), & CDG1_pressure[0]);
// Get the handle of the PLC-array arrCDG1_valid
error[19] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar4), szVar4);
// Read the PLC-array arrCDG1_valid (via handle)
error[20] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG1_valid),
&CDG1_valid[0]);
// Get the handle of the PLC-array arrCDG1_over
error[21] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar5), szVar5);
// Read the PLC-array arrCDG1_over (via handle)
error[22] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG1_over),
&CDG1_over[0]);
// Get the handle of the PLC-variable arrCDG1_under
error[23] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar6), szVar6);
// Read vlues of the PLC-variable arrCDG1_under(via handle)
error[24] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(CDG1_under),
&CDG1_under[0]);
// Get the handle of the PLC-variable arrTime_high
error[25] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar9), szVar9);
// Read vlues of the PLC-variable arrCDG1_valid (via handle)
error[26] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(arrTime_high),
&arrTime_high[0]);
// Get the handle of the PLC-variable arrTime_low
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error[27] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar10), szVar10);
// Read vlues of the PLC-variable arrCDG1_valid (via handle)
error[28] = AdsSyncReadReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar, sizeof(arrTime_low),
&arrTime_low[0]);
//If the buffers were read with no problems,
//the valuable data is identified and saved in the arrays that are addressed to the ADS
client
if (error[6]==0 && error[8]==0 && error[10]==0 && error[12]==0 && error[14]==0
&& error[16]==0 && error[18]==0, error[20]==0 && error[22]==0 && error[24]==0



























// Get the handle of the PLC-variable count
error[29] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar7), szVar7);
// Writes the PLC-variable count (via handle)
error[30] = AdsSyncWriteReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar,4,&count);
// Get the handle of the PLC-variable ack_read
error[31] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar11), szVar11);
// Writes the PLC-variable ack_read (via handle)
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// EcatAckReadLow deasserts (high->low) the acknowledge signal asserted by the func-
tion EcatReadArray
// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatAckReadLow(unsigned char netID[],unsigned int
port, unsigned int *error)
{
AmsAddr Addr;












// Get the handle of the PLC-variable count
error[0] = AdsSyncReadWriteReq(pAddr, ADSIGRP_SYM_HNDBYNAME, 0x0, sizeof(lHdlVar),
&lHdlVar, sizeof(szVar), szVar);
// Read vlues of the PLC-variable count (via handle)
error[1] = AdsSyncWriteReq(pAddr, ADSIGRP_SYM_VALBYHND, lHdlVar,1,&ack_read);




// EcatStartPLC puts the PLC in run mode
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// parameter: pAddr pAddr->netId holdes the EtherCAT master address
// pAddr->port holdes the EtherCAT fixed slave address, assigned durin master startup,
normally they start with 1000, ... (not the Auto Inc Addr, or Logical Addr)
// running indicates if the PLC is in run mode or not
// error status, see ADS Return Codes
ECATLAVVIEWCOM_API void EcatStartPLC(unsigned char netID[],unsigned int port,
unsigned int *running ,unsigned int *error)
{
AmsAddr Addr;








USHORT nDeviceState = 0;
void *pData = NULL;
AdsPortOpen();
//Reset the PLC
error[0] = AdsSyncWriteControlReq(pAddr, ADSSTATE_RESET, nDeviceState, 0, pData);
// Start PLC
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A.4. Application manual
1. Open the TwinCAT System Manager project saved in the directory ...\EtherCAT
Read Out\TwinCAT\EtherCAT_manager or creat a new project (see Beckhoff Twin-
CAT Configuring the TwinCAT I/O System by Hayes Control Systems).
2. Activate the configurations and set the network to run mode.
3. Open the TwinCAT PLC project saved in the directory ...\EtherCAT Read Out\TwinCAT\PLC
or creat a new project (see Beckhoff TwinCAT Mapping TwinCAT PLC Variables to I/O
by Hayes Control Systems).
4. Loggin the PLC projct.
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5. Open the VI Main of the LabVIEW project EtherCATReadOut aved in the directory
...\EtherCAT Read Out\LabVIEW\Main.VI
6. Configure the following input parameters:
• EtherCAT Address;
• TwinCAT AMS Address;
• PLC Port; • Sample Rate;
• RS232 and EtherCAT data files paths.
a. To get the EtherCAT Address return to TwinCAT System Manager and click on the
EtherCAT device, then choose the folder EtherCAT and copy the address indicated by
the Net Id parameter.
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b. The TwinCAT AMS Address is indicated in the right inferior corner of the the
TwinCAT System Manager window.
c. To get the PLC port return to TwinCAT System Manager and click on the PLC, then
choose the folder IEC1131 and copy the address indicated by the Port parameter
7. After all the parameters indaceted at 6 have been configurated the application can
be run.
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%% define our meta-variables (i.e. how long and often we will sample)
duration = length(t); % duration of the measured long-ter drift
dt =0.007 ; % time interval between two consecutive samples
%% Define update equations (Coefficent matrices): a physics based model
A = [1 dt;0 1] ; % state transition matrix
B = [0;0]; % input control matrix
C = [1 0]; % measurement matrix
%% define main variables
u = 0; % input control
Q= [0; 0]; %initialization of the state values
Ez =estimatenoise(signal,t); % variance of the measurement noise
Ex = 0; % variance of the process noise
P=[0.1 0; 0 0.1]; % variance of the defined initial state values
Q_loc=(0.*t); %ideal drift
Q_loc_meas =signal; %measured drift
%% Do kalman filtering
%initize estimation variables








for tt = 1:length(Q_loc)
% Predict next state of the drift with the last state and predicted motion.
Q_estimate = A * Q_estimate + B * u;
predic_state = [predic_state; Q_estimate(1)] ;
%predict next covariance
P = A * P * A’ + Ex;
predic_var = [predic_var; P] ;
% predicted drift measurement covariance
% Kalman Gain
K = P*C’*inv(C*P*C’+Ez);
% Update the state estimate
Q_estimate = Q_estimate + K * (Q_loc_meas(tt) - C * Q_estimate);
% update covariance estimation
P = (eye(2)-K*C)*P;
%Store for plotting
Q_loc_estimate = [Q_loc_estimate; Q_estimate(1)];
P_mag_estimate = [P_mag_estimate; P(1)];
end


















%% define our meta-variables (i.e. how long and often we will sample)
duration = length(t); % duration of the measured long-ter drift
dt =0.007 ; % time interval between two consecutive samples
%% Define update equations (Coefficent matrices): a physics based model
A = [1 dt 0.5*(dt^2); 0 1 dt; 0 0 1]; % state transition matrix
B = [0;0;0]; % input control matrix
C = [1 0 0]; % measurement matrix
%% define main variables
u = 0; % input control
Q= [0;0;0]; %initialization of the state values
Ez =estimatenoise(signal,t); % variance of the measurement noise
Ex = 0; % variance of the process noise
P=[0.1 0 0; 0 0.1 0;0 0 0.1]; % covariance of the defined initial state values (covariance
matrix)
Q_loc=(0.*t); %ideal drift
Q_loc_meas =signal; %measured drift
%% Do kalman filtering
%initize estimation variables
Q_loc_estimate = []; % Drift estimate
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predic_var = [];
for tt = 1:length(Q_loc_meas)
% Predict next state of the drift with the last state and predicted motion.
Q_estimate = A * Q_estimate + B * u;
predic_state = [predic_state; Q_estimate(1)] ;
%predict next covariance
P = A * P * A’ + Ex;
predic_var = [predic_var; P] ;
% predicted drift measurement covariance
% Kalman Gain
K = P*C’*inv(C*P*C’+Ez);
% Update the state estimate
Q_estimate = Q_estimate + K * (Q_loc_meas(tt) - C * Q_estimate);
% update covariance estimation
P = (eye(3)-K*C)*P;
%Store for plotting
Q_loc_estimate = [Q_loc_estimate; Q_estimate(1)];
P_mag_estimate = [P_mag_estimate; P(1)];
end


















C.1. Field-Programmable Gate Array
FPGAs may be described as arrays containing thousands of logic blocks that can be
configured and interconnected as desired. Each block is constituted by a set of lookup
tables (LUTs), registers and other logic. In Arria 5 FPGA family, each logic block is
designated as ALM an its structure is represented in figure C.1.
Figure C.1.: Arria V ALM [16]
When a FPGA is programmed the LUTs are loaded with constant values and the con-
nections between blocks are configured. This configuration is volatile, therefore if the
device is unplugged it must be reprogrammed.
C.2. Design Process and Tools
The first step for designing a project in a FPGA is to specify the circuit behaviour. It
can be done using graphical tools, which allow to draw the representative schematic,
or hardware programming languages, such as VHDL and Verilog. In this project HDL
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Designer was used to perform this task, and its environment can be seen in figure C.2.
During this phase the circuit behaviour may be verified through simulation tools such
as Mentor Graphic ModelSim. Figure C.3 exemplifies the simulation of some signals,
related to this project for a time period of 100 us.
Figure C.2.: HDL Designer Graphic Interface
Figure C.3.: ModelSim Graphic Interface
Afterwards a compiler is used to generate the FPGA programming files. This process
can be divided into 4 steps:
• Analysis and Synthesis maps the desired circuit behaviour into logic elements.
• Fitter maps the logic elements into physical resources in the FPGA, and the re-
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spective interconnections.
• Assembler generates the programming file used to configure the FPGA.
• Time Analysis verifies if the design is able to run at the desired frequencies.
Since the chip used was fabricated by Altera, QuartusII software was the chosen com-
piler. Its graphical interface is shown in figure C.4. This tool is also very useful for
debugging, as it provides an application to monitor internal signals in real-time, Signal-
Tap.
Figure C.4.: QuartusII Graphic Interface
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